

**WEST Search History**

Hide Items

Restore

Clear

Cancel

DATE: Friday, May 27, 2005

Hide?	Set Name	Query	Hit Count
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L12	L11 and (operand near address)	7
<input type="checkbox"/>	L11	L8 and L1	41
<input type="checkbox"/>	L10	L3 and ((progrgam or instruction)near counter)	4
<input type="checkbox"/>	L9	L3 and ((progrgam or instrcution)near counter)	0
<input type="checkbox"/>	L8	L3 and counter	101
<i>DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L7	L4 and counter	1
<input type="checkbox"/>	L6	L4 and (instruction near address)	0
<input type="checkbox"/>	L5	L4 and (instruction address)	0
<input type="checkbox"/>	L4	L3	7
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=ADJ</i>			
<input type="checkbox"/>	L3	L2 and ((buffer or array) near2 (trace or traced or tracing))	132
<input type="checkbox"/>	L2	debug\$ near2 (circuit or chip or module)	2478
<input type="checkbox"/>	L1	717/124-133.ccls. or 714/25,45-46.ccls. or 712/227,233-238.ccls.	5674

END OF SEARCH HISTORY

[Previous Doc](#)   [Next Doc](#)   [Go to Doc#](#)  
[First Hit](#)   [Fwd Refs](#)

**Search Forms**

**Search Results**

**Help**

**User Searches**

**Preferences**   [L12: Entry 5 of 7](#)

**Logout**

US-PAT-NO: 6615370

DOCUMENT-IDENTIFIER: US 6615370 B1

File: USPT

Sep 2, 2003

TITLE: Circuit for storing trace information

DATE-ISSUED: September 2, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	ZIP CODE	COUNTRY
Edwards; David Alan	Bristol			GB
Rich; Anthony Willis	Cambridge			NZ

US-CL-CURRENT: 714/45

ABSTRACT:

A system for performing non-intrusive trace is provided which receives trace information from one or more processors. The trace system may be configured by a user to operate in various modes for flexibly storing or transmitting the trace information. The trace system includes a FIFO which is memory-mapped and is capable of being accessed without affecting processor performance. In one aspect, the trace system includes a trace buffer which receives trace information at an internal clock speed of the processor. In another embodiment, a compression protocol is provided for compressing trace messages on-chip prior to transmitting the messages to an external system or storing the messages in memory.

26 Claims, 12 Drawing figures

Exemplary Claim Number: 1

Number of Drawing Sheets: 11

[Previous Doc](#)   [Next Doc](#)   [Go to Doc#](#)